


# AVR<sup>®</sup>

8-bit Microcontrollers

# AVR32<sup>®</sup>

32-bit Microcontrollers and Application Processors



➔ *Instruction Encoding*  
February 2009



Everywhere You Are<sup>®</sup>

## AVR Instruction Set Encoding

### READING



1. "AVR Instruction Set" document doc0856 "The Program and Data Addressing Modes."
2. In this lecture I will teach you how to translate your assembly code into machine code and vice-versa. You can learn more about each instruction in the AVR Studio 4 Help documentation (Help - Assembler help) or "AVR Instruction Set" document doc0856.
3. LSL - Logical Shift Left, and LSR - Logical Shift Right in the AVR Studio, AVR Assembler Help documentation or "AVR Instruction Set" document doc0856.
4. Section 6.4 "General Purpose Register File" and Section 7.3 "SRAM Data Memory" except section 7.3.1 in the ATmega328P datasheet

## CONTENTS

<b>Reading</b> .....	2
<b>Contents</b> .....	3
Instruction Set Mapping .....	4
ATmega328P Operand Locations .....	5
Data Addressing Modes.....	6
Direct Register Addressing, Single Register .....	6
Direct Register Addressing, Two of 32 8-bit General Purpose Registers Rd and Rr .....	7
Multiply.....	8
Direct I/O Addressing (including SREG) .....	9
Direct SRAM Data Addressing.....	10
Immediate .....	11
Indirect SRAM Data with Displacement.....	12
Indirect SRAM Data Addressing with Pre-decrement and Post-increment.....	13
Indirect Program Memory Addressing (Atmel Program Memory Constant Addressing) .....	14
Control Transfer.....	15
Direct .....	15
Indirect.....	16
Relative .....	17
MCU Control Instructions .....	18
Program Decoding – Who Am I? .....	19
Program Encoding – Display .....	20
Program Encoding – Turn left.....	21
Program Encoding – In Forest and spiTxWait.....	22
Program Encoding – BCD to 7-Segment Display.....	23
Program Decoding – SRAM Indirect .....	24
Appendix A – ATmega328P Instruction Set .....	25
Appendix B – Arduino Proto-Shield Schematic.....	28
Solutions .....	29

## INSTRUCTION SET MAPPING

The **Instruction Set** of our AVR processor can be functionally divided (or classified) into: Data Transfer Instructions, Arithmetic and Logic Instructions, Bit and Bit-Test Instructions, Control Transfer (Branch) Instructions, and MCU Control Instructions.

While this functional division helps you quickly find the instruction you need when you are writing a program; it does not reflect how the designers of the AVR processor mapped an assembly instruction into a 16-bit machine instruction. For this task a better way to look at the instructions is from the perspective of their addressing mode. We will divide AVR instructions into the following addressing mode types.

### Data Addressing Modes

- Direct Register Addressing, Single Register
- Direct Register Addressing, Two 32 General Purpose Registers Rd and Rr
- Direct Register Addressing, Two 16 and 8 General Purpose Registers Rd and Rr
- Direct I/O Addressing (including SREG)
- Direct I/O Addressing, First 32 I/O Registers
- Direct SRAM Data Addressing
- Immediate 8-bit Constant
- Immediate 6-bit and 4-bit Constant
- Indirect SRAM Data Addressing with Pre-decrement and Post-increment
- Indirect Program Memory Addressing (Atmel Program Memory Constant Addressing)


### Control Transfer

- Direct
- Relative, Unconditional
- Relative, Conditional
- Indirect

### MCU Control Instructions

## ATMEGA328P OPERAND LOCATIONS


- When selecting an addressing mode you should ask yourself where the operand is (data) located within the AVR processor.



## DATA ADDRESSING MODES


### DIRECT REGISTER ADDRESSING, SINGLE REGISTER

0000	com	Rd
0001	neg	Rd
0010	swap	Rd
0011	inc	Rd
0100		
0101	asr	Rd
0110	lsr	Rd
0111	ror	Rd
1000		
1001		
1010	dec	Rd




### DIRECT REGISTER ADDRESSING, SINGLE REGISTER WITH BIT ADDRESS OPERAND

00	bld	Rd, b
01	bst	Rr, b
10	sbrc	Rr, b
11	sbrs	Rr, b




## DATA ADDRESSING MODES

### DIRECT REGISTER ADDRESSING, TWO OF 32 8-BIT GENERAL PURPOSE REGISTERS RD AND RR



### DIRECT REGISTER ADDRESSING, TWO OF 16 16-BIT GENERAL PURPOSE REGISTERS





## DATA ADDRESSING MODES

### Multiply



DIRECT REGISTER ADDRESSING, TWO 32 GENERAL PURPOSE REGISTERS (RD AND Rr)

```
mul Rd, Rr
```





DIRECT REGISTER ADDRESSING, TWO 16 GENERAL PURPOSE REGISTERS (R15 < RD AND R15 < Rr)

```
muls Rd, Rr
```



DIRECT REGISTER ADDRESSING, TWO 8 GENERAL PURPOSE REGISTERS (R15 < Rd < R24 AND R15 < Rr < R24)

00	mulsu	Rd, Rr
01	fmul	Rd, Rr
10	fmuls	Rd, Rr
11	fmulsu	Rd, Rr







## DATA ADDRESSING MODES

### DIRECT I/O ADDRESSING (INCLUDING SREG)


#### DIRECT I/O ADDRESSING, ONE OF 64 8-BIT I/O REGISTERS



#### DIRECT I/O ADDRESSING, ONE OF 32 8-BIT I/O REGISTERS WITH BIT ADDRESS OPERAND




#### DIRECT I/O ADDRESSING, STATUS REGISTER (SREG)




## DATA ADDRESSING MODES

### DIRECT SRAM DATA ADDRESSING

```
lds  Rd, k
sts  k, Rr
```



#### SRAM Data Memory




## DATA ADDRESSING MODES

### IMMEDIATE

#### IMMEDIATE, 8-BIT CONSTANT SOURCE OPERAND WITH REGISTER DESTINATION OPERAND (R15 < Rd)

	alias
ldi Rd, K	ser Rd (let K = FF <sub>16</sub> )
cpi Rd, k	



	alias
00	sbc <sub>i</sub> Rd, K
01	sub <sub>i</sub> Rd, K
10	ori Rd, K    sbr Rd, K
11	andi Rd, K    cbr Rd, K (K = FF - K)



#### IMMEDIATE, 6-BIT UNSIGNED CONSTANT (0 – 63) SOURCE OPERAND WITH ONE OF FOUR (4) 16-BIT REGISTERS (R25:R24, X, Y, Z)

adiw Rd, K
sbiw Rd, K



#### IMMEDIATE, 4-BIT CONSTANT SOURCE OPERAND


des K
-------



## DATA ADDRESSING MODES

### INDIRECT SRAM DATA WITH DISPLACEMENT

alias (q = 0)			
00	ldd Rd, Z+q	ld Rd, Z	
01	ldd Rd, Y+q	ld Rd, Y	
10	std Z+q, Rr	st Z, Rr	
11	std Y+q, Rr	st Y, Rr	



## DATA ADDRESSING MODES


### INDIRECT SRAM DATA ADDRESSING WITH PRE-DECREMENT AND POST-INCREMENT

	Rn
0000	
0001	Z+
0010	-Z
0100	<i>see lpm</i>
0101	<i>see lpm</i>
1001	Y+
1010	-Y
1100	X
1101	X+
1110	-X
1111	pop (+SP)
	push (SP-)


ld	Rd, Rn
pop	Rd
st	Rn, Rr
push	Rr

15	12	11	8	7	4	3	0
1001	000d	dddd	nnnn				
1001	000d	dddd	1111				
1001	001r	rrrr	nnnn				
1001	001r	rrrr	1111				

#### DATA INDIRECT WITH PRE-DECREMENT



#### DATA INDIRECT WITH POST-INCREMENT




## DATA ADDRESSING MODES


### INDIRECT PROGRAM MEMORY ADDRESSING (ATMEL PROGRAM MEMORY CONSTANT ADDRESSING)

```

lpm Rd, Z    see illustration
lpm Rd, Z+
lpm
    
```




note: R0 implied



## CONTROL TRANSFER

### DIRECT



- All control transfer addressing modes modify the program counter.



## CONTROL TRANSFER

### INDIRECT

nnn	opcode	notes
000		
001	ijmp	see illustration
010		
011	eijmp	n/a to 328P
100	ret	$PC \leftarrow M[SP + 1]$
101	icall	see illustration
110	reti	$PC \leftarrow M[SP + 1]$
111	eicall	n/a to 328P







## CONTROL TRANSFER RELATIVE


### UNCONDITIONAL

0	rjmp	k
1	rcall	k



### CONDITIONAL

0	brbs	s, k
1	brbc	s, k




alias						
SREG	sss	brbs s, k		brbc s, k		
I	111	bric	k	brid		k
T	110	brts	k	brtc		k
H	101	brhs	k	brhc		k
S	100	brlt	k	brge		k
V	011	brvs	k	brvc		k
N	010	brmi	k	brpl		k
Z	001	breq	k	brne		k
C	000	brcs	k	brlo	k	brcc k    brsh k

### NOTES

1. See Register Direct Addressing for encoding of skip register bit set/clear instructions sbrc and sbrs.
2. See I/O Direct Addressing for encoding of skip I/O register bit set/clear instructions sbis and sbic.

## MCU CONTROL INSTRUCTIONS



## PROGRAM DECODING – WHO AM I?

Addr Machine  
Instruction

### Who\_Am\_I #1:

0204 9a5d \_\_\_\_\_, \_\_\_\_\_ // I/O direct

0205 985d \_\_\_\_\_, \_\_\_\_\_ // I/O direct

0206 9508 \_\_\_\_\_

### Who\_Am\_I #2:

01f8 934f \_\_\_\_\_ // Indirect SRAM Data Addressing

01f9 b74f \_\_\_\_\_, \_\_\_\_\_ // I/O Direct

01fa 930f \_\_\_\_\_ // Indirect SRAM Data Addressing

01fb 9180 0103 \_\_\_\_\_, \_\_\_\_\_ // Direct SRAM Data Addressing

01fd 9100 0102 \_\_\_\_\_, \_\_\_\_\_ // Direct SRAM Data Addressing

01ff 2380 \_\_\_\_\_, \_\_\_\_\_ // Direct Register Addressing,

0200 910f \_\_\_\_\_ // Indirect SRAM Data Addressing

0201 bf4f \_\_\_\_\_, \_\_\_\_\_ // I/O Direct

0202 914f \_\_\_\_\_ // Indirect SRAM Data Addressing

0203 9508 \_\_\_\_\_

## PROGRAM ENCODING – DISPLAY

**display:**

```
      :  
____  lds   work0,imageR  
____  lds   spi7SEG,imageD  
____  or    spi7SEG,work0  
____  call  spiTx  
      :  
____  ret
```

## PROGRAM ENCODING – TURN LEFT

```
; -----
```

```
; ----- Turn Left -----
```

### **turnLeft:**

```
_____ push  reg_F
_____ in    reg_F,SREG
      :
_____ lds   work0, dir           // x = work0 bit 1, y = work0 bit 0
_____ bst   work0,0             // store y    into T
_____ bld   work1,1             // load dir.1 from T (dir.1 = y)
_____ com   work0               // store /x    into T
_____ bst   work0,1
_____ bld   work1,0             // load dir.0 from T (dir.0 = /x)
_____ sts   dir, work1
      :
_____ out   SREG, reg_F
_____ pop   reg_F
_____ ret
```

## PROGRAM ENCODING – IN FOREST AND SPITXWAIT

### **inForest:**

```
Address Machine Instruction
0131 _____ ldi    ZL,low(table<<1) // load address of look-up
      :
02e8 _____ lds    work0, row // SRAM row address = 0101
02e9 _____
02ea _____ cpi    work0, 0xFF
02eb _____ breq   yes
02ec _____ clr    cppReg // Compare to eor cppReg, cppReg
02ed _____ rjmp   endForest
yes:
02ee _____ ser    cppReg // compare to ldi cppReg, 0xFF
endForest:
      :
02f3 _____ ret
```

### **spiTxWait:**

```
0112 _____ in     work0,SPSR
0113 _____ bst    work0,SPIF
0114 _____ brtc   spiTxWait
0115 _____ ret
```

## PROGRAM ENCODING – BCD TO 7-SEGMENT DISPLAY

- Program Memory Indirect is great for implementing look-up tables located in Flash program memory – including decoders (gray code → binary, hex → seven segment, ...)
- In this example I build a 7-segment decoder in software.

### BCD\_to\_7SEG:

Address Machine Instruction

```
0131 _____ ldi    ZL,low(table<<1) // load address of look-up
0132 _____ ldi    ZH,high(table<<1)
0133 _____ clr    r1
0134 _____ add    ZL, r16
0135 _____ adc    ZH, r1
0136 _____ lpm    spi7SEG, Z
0137 _____ ret
0138 _____ table: DB  0b01111110, 0b0110000, 0b1101101 ...
```

## PROGRAM DECODING – SRAM INDIRECT

- Write and encode a program to set to ASCII Space Character (0x20), all the bytes in a 64-byte Buffer.



## APPENDIX A – ATMEGA328P INSTRUCTION SET<sup>1</sup>

Mnemonics	Operands	Description	Operation	Flags	#Clocks
<b>ARITHMETIC AND LOGIC INSTRUCTIONS</b>					
ADD	Rd, Rr	Add two Registers	$Rd \leftarrow Rd + Rr$	Z,C,N,V,H	1
ADC	Rd, Rr	Add with Carry two Registers	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,H	1
ADIW	RdI,K	Add Immediate to Word	$RdH:RdL \leftarrow RdH:RdL + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract two Registers	$Rd \leftarrow Rd - Rr$	Z,C,N,V,H	1
SUBI	Rd, K	Subtract Constant from Register	$Rd \leftarrow Rd - K$	Z,C,N,V,H	1
SBC	Rd, Rr	Subtract with Carry two Registers	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,H	1
SBCI	Rd, K	Subtract with Carry Constant from Reg.	$Rd \leftarrow Rd - K - C$	Z,C,N,V,H	1
SBIW	RdI,K	Subtract Immediate from Word	$RdH:RdL \leftarrow RdH:RdL - K$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND Registers	$Rd \leftarrow Rd \wedge Rr$	Z,N,V	1
ANDI	Rd, K	Logical AND Register and Constant	$Rd \leftarrow Rd \wedge K$	Z,N,V	1
OR	Rd, Rr	Logical OR Registers	$Rd \leftarrow Rd \vee Rr$	Z,N,V	1
ORI	Rd, K	Logical OR Register and Constant	$Rd \leftarrow Rd \vee K$	Z,N,V	1
EOR	Rd, Rr	Exclusive OR Registers	$Rd \leftarrow Rd \oplus Rr$	Z,N,V	1
COM	Rd	One's Complement	$Rd \leftarrow 0xFF - Rd$	Z,C,N,V	1
NEG	Rd	Two's Complement	$Rd \leftarrow 0x00 - Rd$	Z,C,N,V,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \wedge (\sim K)$	Z,N,V	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \wedge Rd$	Z,N,V	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V	1
SER	Rd	Set Register	$Rd \leftarrow 0xFF$	None	1
MUL	Rd, Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULS	Rd, Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
MULSU	Rd, Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$	Z,C	2
FMUL	Rd, Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll \llcorner$	Z,C	2
FMULS	Rd, Rr	Fractional Multiply Signed	$R1:R0 \leftarrow (Rd \times Rr) \ll \llcorner$	Z,C	2
FMULSU	Rd, Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow (Rd \times Rr) \ll \llcorner$	Z,C	2
<b>BRANCH INSTRUCTIONS</b>					
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC \leftarrow Z$	None	2
JMP <sup>(1)</sup>	k	Direct Jump	$PC \leftarrow k$	None	3
RCALL	k	Relative Subroutine Call	$PC \leftarrow PC + k + 1$	None	3
ICALL		Indirect Call to (Z)	$PC \leftarrow Z$	None	3
CALL <sup>(1)</sup>	k	Direct Subroutine Call	$PC \leftarrow k$	None	4
RET		Subroutine Return	$PC \leftarrow STACK$	None	4
RETI		Interrupt Return	$PC \leftarrow STACK$	I	4
CPSE	Rd,Rr	Compare, Skip if Equal	$\text{if } (Rd = Rr) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
CP	Rd,Rr	Compare	$Rd - Rr$	Z,N,V,C,H	1
CPC	Rd,Rr	Compare with Carry	$Rd - Rr - C$	Z,N,V,C,H	1
CPI	Rd,K	Compare Register with Immediate	$Rd - K$	Z,N,V,C,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	$\text{if } (Rr(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBRS	Rr, b	Skip if Bit in Register is Set	$\text{if } (Rr(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIC	P, b	Skip if Bit in I/O Register Cleared	$\text{if } (P(b)=0) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
SBIS	P, b	Skip if Bit in I/O Register is Set	$\text{if } (P(b)=1) PC \leftarrow PC + 2 \text{ or } 3$	None	1/2/3
BRBS	s, k	Branch if Status Flag Set	$\text{if } (SREG(s) = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRBC	s, k	Branch if Status Flag Cleared	$\text{if } (SREG(s) = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BREQ	k	Branch if Equal	$\text{if } (Z = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRNE	k	Branch if Not Equal	$\text{if } (Z = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRCS	k	Branch if Carry Set	$\text{if } (C = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRCC	k	Branch if Carry Cleared	$\text{if } (C = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRSH	k	Branch if Same or Higher	$\text{if } (C = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRLO	k	Branch if Lower	$\text{if } (C = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRMI	k	Branch if Minus	$\text{if } (N = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRPL	k	Branch if Plus	$\text{if } (N = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRGE	k	Branch if Greater or Equal, Signed	$\text{if } (N \oplus V = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRLT	k	Branch if Less Than Zero, Signed	$\text{if } (N \oplus V = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRHS	k	Branch if Half Carry Flag Set	$\text{if } (H = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRHC	k	Branch if Half Carry Flag Cleared	$\text{if } (H = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRTS	k	Branch if T Flag Set	$\text{if } (T = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRTC	k	Branch if T Flag Cleared	$\text{if } (T = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRVS	k	Branch if Overflow Flag is Set	$\text{if } (V = 1) \text{ then } PC \leftarrow PC + k + 1$	None	1/2
BRVC	k	Branch if Overflow Flag is Cleared	$\text{if } (V = 0) \text{ then } PC \leftarrow PC + k + 1$	None	1/2


<sup>1</sup> Source: ATmega328P Data Sheet [http://www.atmel.com/dyn/resources/prod\\_documents/8161S.pdf](http://www.atmel.com/dyn/resources/prod_documents/8161S.pdf) Chapter 31 Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
BRIE	k	Branch if Interrupt Enabled	$\text{if } (I = 1) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1$	None	1/2
BRID	k	Branch if Interrupt Disabled	$\text{if } (I = 0) \text{ then } \text{PC} \leftarrow \text{PC} + k + 1$	None	1/2
<b>BIT AND BIT-TEST INSTRUCTIONS</b>					
SBI	P, b	Set Bit in I/O Register	$\text{IO}(P, b) \leftarrow 1$	None	2
CBI	P, b	Clear Bit in I/O Register	$\text{IO}(P, b) \leftarrow 0$	None	2
LSL	Rd	Logical Shift Left	$\text{Rd}(n+1) \leftarrow \text{Rd}(n), \text{Rd}(0) \leftarrow 0$	Z, C, NV	1
LSR	Rd	Logical Shift Right	$\text{Rd}(n) \leftarrow \text{Rd}(n-1), \text{Rd}(7) \leftarrow 0$	Z, C, NV	1
ROR	Rd	Rotate Left Through Carry	$\text{Rd}(0) \leftarrow \text{C}, \text{Rd}(n-1) \leftarrow \text{Rd}(n), \text{C} \leftarrow \text{Rd}(7)$	Z, C, NV	1
ROL	Rd	Rotate Right Through Carry	$\text{Rd}(7) \leftarrow \text{C}, \text{Rd}(n) \leftarrow \text{Rd}(n-1), \text{C} \leftarrow \text{Rd}(0)$	Z, C, NV	1
ASR	Rd	Arithmetic Shift Right	$\text{Rd}(n) \leftarrow \text{Rd}(n-1), n=0..6$	Z, C, NV	1
SWAP	Rd	Swap Nibbles	$\text{Rd}(3..0) \leftarrow \text{Rd}(7..4), \text{Rd}(7..4) \leftarrow \text{Rd}(3..0)$	None	1
BSET	s	Flag Set	$\text{SREG}(s) \leftarrow 1$	SREG(s)	1
BCLR	s	Flag Clear	$\text{SREG}(s) \leftarrow 0$	SREG(s)	1
BST	Rr, b	Bit Store from Register to T	$\text{T} \leftarrow \text{Rr}(b)$	T	1
BLD	Rd, b	Bit load from T to Register	$\text{Rd}(b) \leftarrow \text{T}$	None	1
SEC		Set Carry	$\text{C} \leftarrow 1$	C	1
CLC		Clear Carry	$\text{C} \leftarrow 0$	C	1
SEN		Set Negative Flag	$\text{N} \leftarrow 1$	N	1
CLN		Clear Negative Flag	$\text{N} \leftarrow 0$	N	1
SEZ		Set Zero Flag	$\text{Z} \leftarrow 1$	Z	1
CLZ		Clear Zero Flag	$\text{Z} \leftarrow 0$	Z	1
SEI		Global Interrupt Enable	$\text{I} \leftarrow 1$	I	1
CLI		Global Interrupt Disable	$\text{I} \leftarrow 0$	I	1
SES		Set Signed Test Flag	$\text{S} \leftarrow 1$	S	1
CLS		Clear Signed Test Flag	$\text{S} \leftarrow 0$	S	1
SEV		Set Twos Complement Overflow	$\text{V} \leftarrow 1$	V	1
CLV		Clear Twos Complement Overflow	$\text{V} \leftarrow 0$	V	1
SET		Set T in SREG	$\text{T} \leftarrow 1$	T	1
CLT		Clear T in SREG	$\text{T} \leftarrow 0$	T	1
SEH		Set Half Carry Flag in SREG	$\text{H} \leftarrow 1$	H	1
CLH		Clear Half Carry Flag in SREG	$\text{H} \leftarrow 0$	H	1
<b>DATA TRANSFER INSTRUCTIONS</b>					
MOV	Rd, Rr	Move Between Registers	$\text{Rd} \leftarrow \text{Rr}$	None	1
MOVW	Rd, Rr	Copy Register Word	$\text{Rd} \leftarrow \text{Rr}$	None	1
LDI	Rd, k	Load Immediate	$\text{Rd} \leftarrow \text{k}$	None	1
LD	Rd, X	Load Indirect	$\text{Rd} \leftarrow (X)$	None	2
LD	Rd, X+	Load Indirect and Post-Inc.	$\text{Rd} \leftarrow (X), X \leftarrow X + 1$	None	2
LD	Rd, X-	Load Indirect and Pre-Dec.	$X \leftarrow X - 1, \text{Rd} \leftarrow (X)$	None	2
LD	Rd, Y	Load Indirect	$\text{Rd} \leftarrow (Y)$	None	2
LD	Rd, Y+	Load Indirect and Post-Inc.	$\text{Rd} \leftarrow (Y), Y \leftarrow Y + 1$	None	2
LD	Rd, Y-	Load Indirect and Pre-Dec.	$Y \leftarrow Y - 1, \text{Rd} \leftarrow (Y)$	None	2
LDD	Rd, Y+q	Load Indirect with Displacement	$\text{Rd} \leftarrow (Y + q)$	None	2
LD	Rd, Z	Load Indirect	$\text{Rd} \leftarrow (Z)$	None	2
LD	Rd, Z+	Load Indirect and Post-Inc.	$\text{Rd} \leftarrow (Z), Z \leftarrow Z + 1$	None	2
LD	Rd, Z-	Load Indirect and Pre-Dec.	$Z \leftarrow Z - 1, \text{Rd} \leftarrow (Z)$	None	2
LDD	Rd, Z+q	Load Indirect with Displacement	$\text{Rd} \leftarrow (Z + q)$	None	2
LDS	Rd, k	Load Direct from SRAM	$\text{Rd} \leftarrow (k)$	None	2
ST	X+, Rr	Store Indirect	$(X) \leftarrow \text{Rr}$	None	2
ST	X-, Rr	Store Indirect and Post-Inc.	$X \leftarrow X + 1, (X) \leftarrow \text{Rr}$	None	2
ST	Y, Rr	Store Indirect	$(Y) \leftarrow \text{Rr}$	None	2
ST	Y+, Rr	Store Indirect and Post-Inc.	$(Y) \leftarrow \text{Rr}, Y \leftarrow Y + 1$	None	2
ST	Y-, Rr	Store Indirect and Pre-Dec.	$Y \leftarrow Y - 1, (Y) \leftarrow \text{Rr}$	None	2
STD	Y+q, Rr	Store Indirect with Displacement	$(Y + q) \leftarrow \text{Rr}$	None	2
ST	Z, Rr	Store Indirect	$(Z) \leftarrow \text{Rr}$	None	2
ST	Z+, Rr	Store Indirect and Post-Inc.	$(Z) \leftarrow \text{Rr}, Z \leftarrow Z + 1$	None	2
ST	Z-, Rr	Store Indirect and Pre-Dec.	$Z \leftarrow Z - 1, (Z) \leftarrow \text{Rr}$	None	2
STD	Z+q, Rr	Store Indirect with Displacement	$(Z + q) \leftarrow \text{Rr}$	None	2
STS	k, Rr	Store Direct to SRAM	$(k) \leftarrow \text{Rr}$	None	2
LPM		Load Program Memory	$\text{R0} \leftarrow (Z)$	None	3
LPM	Rd, Z	Load Program Memory	$\text{Rd} \leftarrow (Z)$	None	3
LPM	Rd, Z+	Load Program Memory and Post-Inc	$\text{Rd} \leftarrow (Z), Z \leftarrow Z + 1$	None	3
SPM		Store Program Memory	$(Z) \leftarrow \text{R0}$	None	-
IN	Rd, P	In Port	$\text{Rd} \leftarrow \text{P}$	None	1
OUT	P, Rr	Out Port	$\text{P} \leftarrow \text{Rr}$	None	1
PUSH	Rr	Push Register on Stack	$\text{STACK} \leftarrow \text{Rr}$	None	2

Mnemonics	Operands	Description	Operation	Flags	#Clocks
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2
<b>MCU CONTROL INSTRUCTIONS</b>					
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep function)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR/timer)	None	1
BREAK		Break	For On-chip Debug Only	None	N/A

Note: 1. These instructions are only available in ATmega168PA and ATmega328P.

## APPENDIX B – ARDUINO PROTO-SHIELD SCHEMATIC



1/11/10

## SOLUTIONS

### **pulse: ← Who Am I #1**

```
0204 9a5d      sbi  PORTD,dff_clk // Set clock  (2 clock cycles)
0205 985d      cbi  PORTD,dff_clk // Clear clock (2 clock cycles)
0206 9508      ret
```

### **hitWall: ← Who Am I #2**

```
01f8 934f      push reg_F        // push any flags or registers modified
01f9 b74f      in   reg_F,SREG
01fa 930f      push work0
01fb 9180 0103  lds  cppReg,imageD
01fd 9100 0102  lds  work0,imageR
01ff 2380      and  cppReg,work0
0200 910f      pop  work0        // pop any flags or registers placed on the stack
0201 bf4f      out  SREG, reg_F
0202 914f      pop  reg_F
0203 9508      ret
```

### **display:**

```
019a 934f      push reg_F
019b b74f      in   reg_F,SREG
019c 930f      push work0
```

```

019d 9100 0102 lds  work0, imageR
019f 9080 0103 lds  spi7SEG, imageD
01a1 2a80      or   spi7SEG, work0
01a2 940e 0109 call spiTx
01a4 910f      pop  work0
01a5 bf4f      out  SREG, reg_F
01a6 914f      pop  reg_F
01a7 9508      ret

turnLeft:
01b9 934f      push reg_F
01ba b74f      in   reg_F, SREG
01bb 930f      push work0
01bc 931f      push work1
01bd 9100 0100 lds  work0, dir      // x = work0 bit 1, y = work0 bit 0
01bf fb00      bst  work0, 0      // store y      into T
01c0 f911      bld  work1, 1      // load dir.1 from T (dir.1 = y)
01c1 9500      com  work0          // store /x      into T
01c2 fb01      bst  work0, 1
01c3 f910      bld  work1, 0      // load dir.0 from T (dir.0 = /x)
01c4 9310 0100 sts  dir, work1

```

```

01c6 911f      pop  work1
01c7 910f      pop  work0
01c8 bf4f      out  SREG, reg_F
01c9 914f      pop  reg_F
01ca 9508      ret

inForest:

02e5 92ff      push reg_F      // push any flags or registers modified
02e6 b6ff      in      reg_F,SREG
02e7 930f      push work0
02e8 9100 0101 lds  work0,row
02ea 3f0f      cpi  work0,0xFF
02eb f011      breq yes
02ec 2788      clr  cppReg     // no
02ed c001      rjmp endForest

yes:

02ee ef8f      ser  cppReg

endForest:

02ef 2799      clr  r25        // zero-extended to 16-bits for C++ call
02f0 910f      pop  work0      // pop any flags or registers placed on the stack
02f1 beff      out  SREG,reg_F

```

```

02f2 90ff      pop  reg_F
02f3 9508      ret

spiTxWait:
; Wait for transmission complete
0112 b50d      in   r16,SPSR
0113 fb07      bst  r16,SPIF
0114 f7ee      brtc spiTxWait
0115 9508      ret

BCD_to_7SEG:
0131 e7e0      ldi  ZL,low(table<<1)    // load address of look-up
0132 e0f2      ldi  ZH,high(table<<1)
0133 2411      clr  r1
0134 0fe0      add  ZL, r16
0135 1df1      adc  ZH, r1
0136 9084      lpm  spi7SEG, Z
0137 9508      ret
0138 307e
0139 6d6d      table: .DB 0b01111110, 0b0110000, 0b1101101, 0b1101101

```